TSMC-02-428



November 17, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/644,322 08/20/03

Chung-Shi Chiang et al.

A NEW CHARACTERIZATION METHODOLOGY FOR THE THIN GATE OXIDE DEVICE

| Grp. Art Unit:

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on November 2), 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

73/11/21/0

## TSMC-02-428

There are quite a few publications that discuss gate current related issues. Some of there publications include:

- "Hole Injection SiO2 Breakdown Model for Very Low Voltage Lifetime Extrapolation," by K.F. Schuegraf et al., <u>IEEE Trans. Elec. Dev.</u>, Vol. 41(5), pp. 761-767, May 1994.
- 2) "Modeling Gate and Substrate Currents due to Conduction- and Valence-Band Electron and Hole Tunneling," by W.C. Lee et al., 2000 Symposium on VLSI Tech., PP. 198-199, 2000.
- 3) "1.5 nm Direct-Tunneling Gate Oxide Si MOSFET's by
  Hisayo Sakaki Momose et al., <u>IEEE Trans. Elec. Dev.</u>,
  Vol. 43(8), pp. 1233-1242, Aug. 1996.
- 4) "BSIM4 Gate Leakage Model Including Source-Drain Partition," by K.M. Cao et al., 2000 IEDM, pp. 35.3.1 to 35.3.4.
- 5) Operation and Modeling of the MOS Transistor, by Yannis P. Tsividis, McGraw-Hill Book Company, NY, Copyright 1988, pp. 88-99.

TSMC-02-428

- U.S. Patent 6,246,973 to Sekine, "Modeling Method of MOSFET," discusses modeling channel width.
- U.S. Patent 6,378,109 to Young et al., "Method of Simulation for Gate Oxide Integrity Check on an Entire IC," teaches a method to simulate a gate oxide integrity check.
- U.S. Patent 6,391,668 to Chacon et al., "Method of Determining a Trap Density of a Semiconductor/Oxide Interface by a Contactless Charge Technique," discloses a method of determining trap density from measured current.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Doctor (Humber (Openion) Form PTO-1449 10/644, 322 TSMC-02-428 INFORMATION DISCLOSURE CITATION IN AN APPLICATION (Use several shouls if nocessary) U. S'. PATENT DOCUMENTS MUND DATE ROMINGR HULE CLASS **WECKES** DOCUMENT NUMBER DATE \* APPROPRIATE 70 3 438 FOREIGN PATENT DOCUMENTS Translation CLASS SUBCLASS DATE DOCUMENT NUMBER COUNTRY OTHER DOCUMENTS (Inducing Author, Title, Date, Pertiner Pages, Etc.) "Hole Injection 5: Oz Breakdown Model for Very Low Voltage Lifetime a, K.F. Schwegerf et d. IEEE Trans. Elec. Dev. Vol. 41(5) pp. 761-767 1994 "modeling bate and Substrate Currents due to Conduction - and - Valence-Bond 2000 Samo on VL SI Tech, 00.198-199 2000 "1.5nm Direct-Tunneling Gate Oxide Si Mosfet's, Hisago Sakaki Momose et al.

IEEE Trans. Elec. Dev. Vol. 43(8) pp. 1233-1242, Aug. 1996.

\*BSIM4 Gate Leakage model Including Source-Drain Partition, K.M.-Cao et al.,
2000 IEDM, pp. 35.3.1 - 35.3.4. , Yannis P. Tsividis, Operation and modeling of the mos Transistor

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant

DATE CONSDERED

McGraw Hill Book Co., NY, Copyright 1988, 60. 88-99

EXAMINER